RightParen

val RightParen: Int = 89
Generated with STIG