RightParen

val RightParen: Int = 86
Generated with STIG